<<The company is working on its own innovations that will continue to make DDR5 dazzle, developing technologies that will hopefully beat its competition which is also making DDR5 memory. Kim teased: "We have developed a multi-phase synchronization technology that enables keeping the voltage during a high-speed operation in a chip at a low level by placing multiple phases within the IP circuit, so the power used on each phase is low but the speed is high when combined">>
And here's Rambus' patent - it looks to be good until 2031:
|United States Patent||9,824,730|
|Giovannini , et al.||November 21, 2017|
Memory components and controllers that calibrate multiphase synchronous timing references
A first timing reference signal and a second timing reference signal are sent to a memory device. The second timing reference signal has approximately a quadrature phase relationship with respect to the first timing reference signal. A plurality of serial data patterns are received from the memory device. The transitions of the first timing reference and the second timing reference determining when transitions occur between the bits of the plurality of data patterns. Timing indicators associated with when received transitions occur between the bits of the plurality of data patterns are received from the memory device. The timing indicators are each measured using a single sampler. Based on the timing indicators, a first duty cycle adjustment for the first timing reference signal, a second duty cycle adjustment for the second timing reference signal, and a quadrature phase adjustment are determined and applied.