DDR4's Pseudo-Open-Drain-Logic | RMBS Message Board Posts

Rambus, Inc.

  RMBS website

RMBS   /  Message Board  /  Read Message

 

 






Keyword
Subject
Between
and
Rec'd By
Authored By
Minimum Recs
  
Previous Message  Next Message   Post Message   Post a Reply return to message boardtop of board
Msg  666985 of 738181  at  2/28/2012 11:46:37 PM  by

twobytebus


DDR4's Pseudo-Open-Drain-Logic

Will be used in DDR4:
 
<< In addition, DDR4 SDRAMs will not use stub-series terminated logic drivers. Instead, they’ll use pseudo-open drain (POD) drivers with Vdd terminations. DDR4 memories also have new features to improve signal integrity. They’ll use data-bit inversion (DBI, more on that below), on-chip parity detection for the command/address bus, and CRC error detection for the data.>>
 
 
Rambus is working on PODL:
 
<< 4. The method of claim 3, wherein driving the values which substantially minimize an amount of power involves: driving a high-voltage value on a data line having a Pseudo-Open-Drain-Logic (PODL) termination; and driving a voltage value which was previously transmitted on an unterminated data line. >>
 
 
 


 
     e-mail to a friend      printer-friendly     add to library      
| More
Recs: 19     Views: 731 (updated 24hrs)
Previous Message  Next Message   Post Message   Post a Reply return to message boardtop of board

Replies
Msg # Subject Author Recs Date Posted
666986 Re: DDR4's Pseudo-Open-Drain-Logic twobytebus 7 2/28/2012 11:55:04 PM
667003 Re: DDR4's Pseudo-Open-Drain-Logic mollyd2 2 2/29/2012 8:24:59 AM


About Us    Contact Us    Follow Us on Twitter    Members Directory    Help    Advertise
Not a member yet? What are you waiting for? Join Now
Want to contribute? Support InvestorVillage by donating
2003-2014 Investorvillage.com. All rights reserved. User Agreement
   
Financial Market Data provided by
.

Loading...